

Edgar Reyes-Rivera

Cincinnati, Ohio

Edgar@ReyesRivera.dev | ReyesRivera.dev

linkedin.com/in/edgar-reyes-rivera | github.com/EdgarReyesRivera

Education

Miami University

Bachelor of Science in Computer Engineering

Bachelor of Science in Computer Science

Oxford, OH

Expected May 2027

GPA: 3.40

Skills & Certifications

Languages: C++, C, Python, CUDA, SystemVerilog, Verilog, JavaScript, Java, C#, MIPS Assembly, SQL

Hardware & Embedded: FPGA Development, RTL Design, RISC-V Architecture, AXI4 Protocols, Vivado, Quartus, I2C, SPI, UART

Systems & Infrastructure: Linux, Multi-threading, Virtualization, Docker, Git, GitHub

Frameworks & Tools: Arduino, Matlab, React, Vue.js, Firebase, .NET Framework, Studio 5000, FactoryTalk View, SSMS, Agile Methodologies, JIRA, Bitbucket, Confluence

Certifications: Ohio Southwest Alliance on Semiconductors and Integrated Scalable Manufacturing (O.A.S.I.S)

Experience

RoviSys

Software Co-op

Aurora, OH

May 2026 – Present

- Contribute across two concurrent engineering teams supporting software application development and industrial automation systems integration.
- Develop and maintain full-stack features using C#, .NET Framework, and Vue.js, with SQL and SSMS for database management and Docker for containerized deployments.
- Design control modules, implement ladder logic, and configure interlocks in Studio 5000 for industrial automation systems.
- Create and configure HMI screens in FactoryTalk View to provide operator interfaces for automated manufacturing processes.

Synchrony

Software Engineer Intern

Cincinnati, OH

July 2024 – September 2024

- Engineered and delivered technical solutions as a member of a remote, agile Enablement Architecture team.
- Researched and prototyped software packages, providing data-driven recommendations to meet team requirements.
- Contributed to the development of B2B software for loan processing and private label credit cards.
- Utilized Atlassian tools (JIRA, Bitbucket, Confluence) to manage project tasks and collaborate on code development.

Projects

TinyRISC-V RV1 Processor

Project Link

- Designed and implemented a single-cycle 32-bit RISC-V processor (RV1) in Verilog, supporting a subset of the RISC-V ISA including arithmetic, logical, and memory access operations.
- Developed a custom assembler in Python to convert RISC-V assembly into machine-readable binary for the processor.
- Verified processor functionality and instruction execution through extensive testing.

FPGA-Based Gaussian Blur Image Processing

Project Link

- Engineered a Gaussian blur filter on a Cyclone V SoC FPGA using Verilog on Quartus.
- Processed a 160x120 .mif image through a 3x3 Gaussian kernel and scaled the output to a 640x480 VGA display.
- Implemented efficient memory management with double buffering and fixed-point arithmetic, achieving approximately 16ms processing time.

Leadership & Service

President, Society of Hispanic Professional Engineers (SHPE)

August 2025 – May 2026

- Lead student chapter, delegate roles to the executive board, and represent SHPE at university-wide meetings.
- Establish and maintain collaborations with corporate sponsors and other campus organizations.

Student Intern, A.S.P.I.R.E.

March 2024 – March 2025

- Analyze data on university diversity initiatives to create reports for state and federal representatives, advocating for program funding and support.

Relevant Coursework

Computer Engineering: Embedded Systems Design, Digital Systems Design, Elements of Robotics, Computer Organization, Electric Circuit Analysis I, Signals and Systems, Network Performance Analysis

Computer Science: Deep Learning, Image Processing, Data Abstractions & Structures, Algorithms I, Object-Oriented Programming, Systems I & II, Database Systems, Comparative Programming Languages